5762 search results - page 222 / 1153 » R-tree: A Hardware Implementation |
139
click to vote
ASPDAC
2006
ACM
16 years 17 days ago
2006
ACM
Abstract— The amount of energy consumed for interconnecting the IP-blocks is increasing significantly due to the suboptimal scaling of long wires. To limit this energy penalty, ...
164
click to vote
GLVLSI
2005
IEEE
16 years 6 days ago
2005
IEEE
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
173
click to vote
ATVA
2005
Springer
16 years 4 days ago
2005
Springer
Multi-Terminal Binary Decision Diagrams (MTBDDs) have been successfully applied in symbolic model checking of probabilistic systems. In this paper we propose an encoding method for...
174
click to vote
FPGA
2005
ACM
16 years 3 days ago
2005
ACM
Abstract—As the logic capacity of field-programmable gate arrays (FPGAs) increases, they are increasingly being used to implement large arithmetic-intensive applications, which ...
177
click to vote
IPPS
2003
IEEE
15 years 12 months ago
2003
IEEE
UPC is an explicit parallel extension of ANSI C, which has been gaining rising attention from vendors and users. In this work, we consider the low-level monitoring and experimenta...