Sciweavers

5762 search results - page 211 / 1153
» R-tree: A Hardware Implementation
Sort
View
DFT
2005
IEEE
64views VLSI» more  DFT 2005»
16 years 6 days ago
Implementation of Concurrent Checking Circuits by Independent Sub-circuits
The present paper proposes a new method for detecting arbitrary faults in a functional circuit when the set of codewords is limited and known in advance. The method is based on im...
Vladimir Ostrovsky, Ilya Levin
ISCAS
2005
IEEE
99views Hardware» more  ISCAS 2005»
16 years 5 days ago
On the implementation of 128-pt FFT/IFFT for high-performance WPAN
- This paper deals with the efficient realization of a 128-pt FFT/IFFT processor for application in IEEE 802.15.3a standard. The 128-pt FFT/IFFT architecture has been designed by d...
C. Huggett, K. Maharatna, K. Paul
ISCAS
2005
IEEE
113views Hardware» more  ISCAS 2005»
16 years 5 days ago
On the robustness of an analog VLSI implementation of a time encoding machine
Abstract— Time encoding is a mechanism for representing the information contained in a continuous time, bandlimited, analog signal as the zero-crossings of a binary signal. Time ...
Peter R. Kinget, Aurel A. Lazar, Laszlo T. Toth
ISCAS
2003
IEEE
169views Hardware» more  ISCAS 2003»
15 years 12 months ago
Efficient implementation of complex exponentially-modulated filter banks
In Exponentially-ModulatedFilter Bank (EMFB) the complex subfilters are generated from a real-valued prototype filter by multiplying the filter impulse response with complex expon...
Juuso Alhava, Ari Viholainen, Markku Renfors
DELTA
2010
IEEE
15 years 11 months ago
Independent Component Analysis Applied to Watermark Extraction and its Implemented Model on FPGAs
: Most of published audio watermark algorithms are suffered a trade-off between inaudibility and detectibility, and the detection performance depends greatly on the strength of noi...
Thuong Le-Tien, Dien Vo-Ngoc, Lan Ngo-Hoang, Sung ...