Sciweavers

5762 search results - page 188 / 1153
» R-tree: A Hardware Implementation
Sort
View
RV
2010
Springer
171views Hardware» more  RV 2010»
15 years 4 months ago
Runtime Verification for Software Transactional Memories
Software transactional memories (STMs) promise simple and efficient concurrent programming. Several correctness properties have been proposed for STMs. Based on a bounded conflict ...
Vasu Singh
ISCAS
2008
IEEE
191views Hardware» more  ISCAS 2008»
16 years 28 days ago
A novel approach for K-best MIMO detection and its VLSI implementation
— Since the complexity of MIMO detection algorithms is exponential, the K–best algorithm is often chosen for efficient VLSI implementation. This detection problem is often view...
Sudip Mondal, Khaled N. Salama, Wersame H. Ali
CAV
2010
Springer
239views Hardware» more  CAV 2010»
15 years 10 months ago
Model Checking of Linearizability of Concurrent List Implementations
Abstract. Concurrent data structures with fine-grained synchronization are notoriously difficult to implement correctly. The difficulty of reasoning about these implementations do...
Pavol Cerný, Arjun Radhakrishna, Damien Zuf...
ETS
2002
IEEE
144views Hardware» more  ETS 2002»
15 years 6 months ago
Best Practices in Technology-Mediated Learning in American Business Education
Many business schools are re-examining management education, and many view advanced information technology as an enabler of innovative and effective learning. How best to approach...
Gretchen Gemeinhardt
CDES
2010
184views Hardware» more  CDES 2010»
15 years 4 months ago
Delay-Insensitive Cell Matrix
This paper describes the design of a delay-insensitive (DI) Cell Matrix. This architecture allows for massively parallel, self-determined operation and can be used to implement reg...
Scott Smith, David Roclin, Jia Di