Sciweavers

5762 search results - page 185 / 1153
» R-tree: A Hardware Implementation
Sort
View
ICECCS
2010
IEEE
196views Hardware» more  ICECCS 2010»
15 years 6 months ago
Implementing and Evaluating a Model Checker for Transactional Memory Systems
Abstract—Transactional Memory (TM) is a promising technique that addresses the difficulty of parallel programming. Since TM takes responsibility for all concurrency control, TM ...
Woongki Baek, Nathan Grasso Bronson, Christos Kozy...
SIGMETRICS
2008
ACM
128views Hardware» more  SIGMETRICS 2008»
15 years 6 months ago
Loss-aware network coding for unicast wireless sessions: design, implementation, and performance evaluation
Local network coding is growing in prominence as a technique to facilitate greater capacity utilization in multi-hop wireless networks. A specific objective of such local network ...
Shravan K. Rayanchu, Sayandeep Sen, Jianming Wu, S...
MOBISYS
2004
ACM
16 years 6 months ago
Implementing Software on Resource-Constrained Mobile Sensors: Experiences with Impala and ZebraNet
ZebraNet is a mobile, wireless sensor network in which nodes move throughout an environment working to gather and process information about their surroundings [10]. As in many sen...
Ting Liu, Christopher M. Sadler, Pei Zhang, Margar...
ISCAS
2007
IEEE
119views Hardware» more  ISCAS 2007»
16 years 24 days ago
Hardened by Design Techniques for Implementing Multiple-Bit Upset Tolerant Static Memories
— We present a novel MBU-tolerant design, which utilizes layout-based interleaving and multiple-node disruption tolerant memory latches. This approach protects against grazing in...
Daniel R. Blum, José G. Delgado-Frias
IPPS
2006
IEEE
16 years 16 days ago
iWarp protocol kernel space software implementation
Zero-copy, RDMA, and protocol offload are three very important characteristics of high performance interconnects. Previous networks that made use of these techniques were built u...
Dennis Dalessandro, Ananth Devulapalli, Pete Wycko...