Sciweavers

5762 search results - page 168 / 1153
» R-tree: A Hardware Implementation
Sort
View
ECBS
2011
IEEE
274views Hardware» more  ECBS 2011»
14 years 6 months ago
Model-Driven In-the-Loop Validation: Simulation-Based Testing of UAV Software Using Virtual Environments
Abstract—With the availability of the off-the-shelf quadrocopter platforms, the implementation of autonomous unmanned aerial vehicle (UAV) has substantially been simplified. Suc...
Florian Mutter, Stefanie Gareis, Bernhard Schä...
IPPS
1997
IEEE
15 years 10 months ago
Design and Implementation of Virtual Memory-Mapped Communication on Myrinet
This paper describes the design and implementation of the virtual memory-mapped communicationmodel (VMMC) on a Myrinet network of PCI-based PCs. VMMC has been designed and impleme...
Cezary Dubnicki, Angelos Bilas, Kai Li
ASPDAC
2001
ACM
100views Hardware» more  ASPDAC 2001»
15 years 10 months ago
Low power implementation of a turbo-decoder on programmable architectures
Low Power is an extremely important issue for future mobile radio systems. Channel decoders are essential building blocks of base-band signal processing units in mobile terminal ar...
Frank Gilbert, Alexander Worm, Norbert Wehn
RTAS
2007
IEEE
16 years 23 days ago
Optimizing the FPGA Implementation of HRT Systems
The availability of programmable hardware devices with high density of logic elements and the possibility of implementing CPUs (called softcores) using a fraction of the FPGA area...
Marco Di Natale, Enrico Bini
ARC
2008
Springer
115views Hardware» more  ARC 2008»
15 years 8 months ago
A High Throughput FPGA-based Floating Point Conjugate Gradient Implementation
As Field Programmable Gate Arrays (FPGAs) have reached capacities beyond millions of equivalent gates, it becomes possible to accelerate floating-point scientific computing applica...
Antonio Roldao Lopes, George A. Constantinides