Sciweavers

5762 search results - page 155 / 1153
» R-tree: A Hardware Implementation
Sort
View
SIGGRAPH
1999
ACM
15 years 10 months ago
A Real-Time Low-Latency Hardware Light-Field Renderer
This paper describes the design and implementation of an architecture for interactively viewing static light fields with very low latency. The system was deliberately over enginee...
Matthew J. P. Regan, Gavin S. P. Miller, Steven M....
CAINE
2006
15 years 7 months ago
A novel parallel hardware and software solution for a large-scale biologically realistic cortical simulation
This research addresses a major gap in our conceptual understanding of synaptic and brain-like network dynamics. Over the course of several years we have designed and implemented ...
Frederick C. Harris Jr., Mark C. Ballew, Jason Bau...
VISSYM
2003
15 years 7 months ago
Smart Hardware-Accelerated Volume Rendering
For volume rendering of regular grids the display of view-plane aligned slices has proven to yield both good quality and performance. In this paper we demonstrate how to merge the...
Stefan Röttger, Stefan Guthe, Daniel Weiskopf...
GECCO
2008
Springer
257views Optimization» more  GECCO 2008»
15 years 7 months ago
Rapid evaluation and evolution of neural models using graphics card hardware
This paper compares three common evolutionary algorithms and our modified GA, a Distributed Adaptive Genetic Algorithm (DAGA). The optimal approach is sought to adapt, in near rea...
Thomas F. Clayton, Leena N. Patel, Gareth Leng, Al...
IJCSS
2007
133views more  IJCSS 2007»
15 years 6 months ago
Synthesis of Read-Once Digital Hardware with Reduced Energy Delay Product
This paper presents a low power driven synthesis framework for the unique class of nonregenerative Boolean Read-Once Functions (BROF). A two-pronged approach is adopted, where the...
P. Balasubramanian, S. Theja