5762 search results - page 1089 / 1153 » R-tree: A Hardware Implementation |
201
click to vote
3DIC
2009
IEEE
15 years 9 months ago
2009
IEEE
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
179
click to vote
MOBISYS
2009
ACM
16 years 6 months ago
2009
ACM
Point&Connect (P&C) offers an intuitive and resilient device pairing solution on standard mobile phones. Its operation follows the simple sequence of point-and-connect: wh...
210
click to vote
IWOMP
2007
Springer
16 years 13 days ago
2007
Springer
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...
198
click to vote
SPAA
2006
ACM
16 years 7 days ago
2006
ACM
LOFAR is the first of a new generation of radio telescopes, that combines the signals from many thousands of simple, fixed antennas, rather than from expensive dishes. Its revol...
292
click to vote
PEPM
2009
ACM
17 years 6 months ago
2009
ACM
The Verilog hardware description language has padding semantics that allow designers to write descriptions where wires of different bit widths can be interconnected. However, many ...