Sciweavers

5762 search results - page 1087 / 1153
» R-tree: A Hardware Implementation
Sort
View
SIGUCCS
2000
ACM
15 years 10 months ago
From VTs to iMacs: Moving Public Computing Access into the 21st Century
In a Collegiate setting, technology must be functional, effective, and highly visible. In the fall of 1999 the CIS department at Bowdoin College saw the need for a greater number ...
Robert Denton, Patrick Jensen
ASPLOS
2010
ACM
15 years 9 months ago
Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems
Cores in a chip-multiprocessor (CMP) system share multiple hardware resources in the memory subsystem. If resource sharing is unfair, some applications can be delayed significantl...
Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, Yale N....
CASCON
2004
127views Education» more  CASCON 2004»
15 years 7 months ago
A quantitative analysis of the performance impact of specialized bytecodes in java
Java is implemented by 201 bytecodes that serve the same purpose as assembler instructions while providing object-file platform independence. A collection of core bytecodes provid...
Ben Stephenson, Wade Holst
ERSA
2003
137views Hardware» more  ERSA 2003»
15 years 7 months ago
Next Generation Architecture for Heterogeneous Embedded Systems
The Software Communications Architecture (SCA), a mandatory specification for Software Radio implementations by the Joint Tactical Radio System (JTRS), defines a Common Object R...
S. Murat Bicer, Frank Pilhofer, Graham Bardouleau,...
SOSP
1993
ACM
15 years 7 months ago
Improving IPC by Kernel Design
Inter-process communication (ipc) has to be fast and e ective, otherwise programmers will not use remote procedure calls(RPC),multithreadingand multitasking adequately. Thus ipc p...
Jochen Liedtke
« Prev « First page 1087 / 1153 Last » Next »