Sciweavers

5762 search results - page 106 / 1153
» R-tree: A Hardware Implementation
Sort
View
ICES
2005
Springer
138views Hardware» more  ICES 2005»
15 years 12 months ago
A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device
Abstract. There have been introduced a number of systems with evolvable hardware on a single chip. To overcome the lack of flexibility in these systems, we propose a single-chip e...
Kyrre Glette, Jim Torresen
FPL
1994
Springer
170views Hardware» more  FPL 1994»
15 years 10 months ago
A Fast FPGA Implementation of a General Purpose Neuron
The implementation of larger digital neural networks has not been possible due to the real-estate requirements of single neurons. We present an expandable digital architecture whic...
Valentina Salapura, Michael Gschwind, Oliver Maisc...
FPL
2000
Springer
116views Hardware» more  FPL 2000»
15 years 10 months ago
FPGA Implementation of a Prototype WDM On-Line Scheduler
Message sequencing and channel assignment are two important aspects to consider in optimizing the performance of Wavelength Division Multiplexing (WDM) networks. A scheduling techn...
Winnie W. Cheng, Steven J. E. Wilton, Babak Hamidz...
CSSE
2008
IEEE
16 years 25 days ago
Design and Implementation of the Virtual Machine Constructing on Register
: The technology of virtual machines is widely applied in many fields, such as code transplanting, cross-platform computing, and hardware simulation. The main purpose is to simulat...
Weibo Xie, Fu Ting
FCCM
2003
IEEE
185views VLSI» more  FCCM 2003»
15 years 11 months ago
Implementation of a Content-Scanning Module for an Internet Firewall
A module has been implemented in Field Programmable Gate Array (FPGA) hardware that scans the content of Internet packets at Gigabit/second rates. All of the packet processing ope...
James Moscola, John W. Lockwood, Ronald Prescott L...