Sciweavers

5762 search results - page 1066 / 1153
» R-tree: A Hardware Implementation
Sort
View
FPGA
2000
ACM
141views FPGA» more  FPGA 2000»
15 years 10 months ago
Tolerating operational faults in cluster-based FPGAs
In recent years the application space of reconfigurable devices has grown to include many platforms with a strong need for fault tolerance. While these systems frequently contain ...
Vijay Lakamraju, Russell Tessier
ICCAD
2000
IEEE
153views Hardware» more  ICCAD 2000»
15 years 10 months ago
Slope Propagation in Static Timing Analysis
ct Static timing analysis has traditionally used the PERT method for identifying the critical path of a digital circuit. Due to the influence of the slope of a signal at a particul...
David Blaauw, Vladimir Zolotov, Savithri Sundaresw...
ICCD
2000
IEEE
119views Hardware» more  ICCD 2000»
15 years 10 months ago
Source-Level Transformations for Improved Formal Verification
A major obstacle to widespread acceptance of formal verification is the difficulty in using the tools effectively. Although learning the basic syntax and operation of a formal ver...
Brian D. Winters, Alan J. Hu
LCTRTS
2000
Springer
15 years 10 months ago
Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems
The control system of many complex mechatronic products requires for each task the Worst Case Execution Time (WCET), which is needed for the scheduler's admission tests and su...
Matteo Corti, Roberto Brega, Thomas R. Gross
ICCD
1997
IEEE
158views Hardware» more  ICCD 1997»
15 years 10 months ago
Practical Advances in Asynchronous Design
Asynchronous systems are being viewed as an increasingly viable alternative to purely synchronous systems. This paper gives an overview of the current state of the art in practica...
Erik Brunvand, Steven M. Nowick, Kenneth Y. Yun
« Prev « First page 1066 / 1153 Last » Next »