Sciweavers

5762 search results - page 1060 / 1153
» R-tree: A Hardware Implementation
Sort
View
ICCAD
1999
IEEE
148views Hardware» more  ICCAD 1999»
15 years 10 months ago
SAT based ATPG using fast justification and propagation in the implication graph
In this paper we present new methods for fast justification and propagation in the implication graph (IG) which is the core data structure of our SAT based implication engine. As ...
Paul Tafertshofer, Andreas Ganz
CAV
1999
Springer
119views Hardware» more  CAV 1999»
15 years 10 months ago
A Theory of Restrictions for Logics and Automata
BDDs and their algorithms implement a decision procedure for Quanti ed Propositional Logic. BDDs are a kind of acyclic automata. Unrestricted automata (recognizing unbounded string...
Nils Klarlund
ISCA
1999
IEEE
124views Hardware» more  ISCA 1999»
15 years 10 months ago
The Block-Based Trace Cache
The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-b...
Bryan Black, Bohuslav Rychlik, John Paul Shen
MICRO
1999
IEEE
105views Hardware» more  MICRO 1999»
15 years 10 months ago
DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design
Building a high-performance microprocessor presents many reliability challenges. Designers must verify the correctness of large complex systems and construct implementations that ...
Todd M. Austin
MSS
1999
IEEE
166views Hardware» more  MSS 1999»
15 years 10 months ago
A 64-bit, Shared Disk File System for Linux
In computer systems today, speed and responsiveness is often determined by network and storage subsystem performance. Faster, more scalable networking interfaces like Fibre Channe...
Kenneth W. Preslan, Andrew P. Barry, Jonathan Bras...
« Prev « First page 1060 / 1153 Last » Next »