Sciweavers

5762 search results - page 1050 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISPD
2006
ACM
90views Hardware» more  ISPD 2006»
16 years 12 days ago
Fast buffer insertion considering process variations
Advanced process technologies call for a proactive consideration of process variations in design to ensure high parametric timing yield. Despite of its popular use in almost any h...
Jinjun Xiong, Lei He
SENSYS
2006
ACM
16 years 12 days ago
Capsule: an energy-optimized object storage system for memory-constrained sensor devices
Recent gains in energy-efficiency of new-generation NAND flash storage have strengthened the case for in-network storage by data-centric sensor network applications. This paper ...
Gaurav Mathur, Peter Desnoyers, Deepak Ganesan, Pr...
VALUETOOLS
2006
ACM
167views Hardware» more  VALUETOOLS 2006»
16 years 12 days ago
Detailed cache simulation for detecting bottleneck, miss reason and optimization potentialities
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...
Jie Tao, Wolfgang Karl
AINA
2005
IEEE
16 years 2 days ago
A Single-Computer Grid Gateway Using Virtual Machines
Grid middleware is enabling resource sharing between computing centres across the world and sites with existing clusters are eager to connect to the Grid. However, the hardware re...
Stephen Childs, Brian A. Coghlan, David O'Callagha...
ASAP
2005
IEEE
165views Hardware» more  ASAP 2005»
16 years 2 days ago
CONAN - A Design Exploration Framework for Reliable Nano-Electronics
In this paper we introduce a design methodology that allows the system/circuit designer to build reliable systems out of unreliable nano-scale components. The central point of our...
Sorin Cotofana, Alexandre Schmid, Yusuf Leblebici,...
« Prev « First page 1050 / 1153 Last » Next »