5762 search results - page 1047 / 1153 » R-tree: A Hardware Implementation |
173
click to vote
ESTIMEDIA
2007
Springer
16 years 18 days ago
2007
Springer
—Modern compression standards such as H.264, DivX, or VC-1 provide astonishing quality at the costs of steadily increasing processing requirements. Therefore, efficient solution...
158
click to vote
FPGA
2007
ACM
16 years 18 days ago
2007
ACM
Boolean matching (BM) is a widely used technique in FPGA resynthesis and architecture evaluation. In this paper we present several improvements to the recently proposed SAT-based ...
187
click to vote
HIPEAC
2007
Springer
16 years 18 days ago
2007
Springer
Abstract. Network processors are programmable devices that can process packets at a high speed. A network processor is typified by multithreading and heterogeneous multiprocessing...
172
click to vote
IESS
2007
Springer
16 years 18 days ago
2007
Springer
Abstract: The time-triggered System-on-a-Chip (SoC) architecture provides a generic multicore system platform for a family of composable and dependable giga-scale SoCs. It supports...
151
click to vote
IWMM
2007
Springer
16 years 18 days ago
2007
Springer
This article presents a heap space analysis for (sequential) Java bytecode. The analysis generates heap space cost relations which define at compile-time the heap consumption of ...