5762 search results - page 1044 / 1153 » R-tree: A Hardware Implementation |
185
click to vote
MICRO
2008
IEEE
16 years 25 days ago
2008
IEEE
With the recent design shift towards increasing the number of processing elements in a chip, high-bandwidth support in on-chip interconnect is essential for low-latency communicat...
165
click to vote
MICRO
2008
IEEE
16 years 25 days ago
2008
IEEE
— Processor architectures with large instruction windows have been proposed to expose more instruction-level parallelism (ILP) and increase performance. Some of the proposed arch...
165
click to vote
CODES
2007
IEEE
16 years 24 days ago
2007
IEEE
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
159
click to vote
DATE
2007
IEEE
16 years 24 days ago
2007
IEEE
: 2-D Discrete Cosine Transform (DCT) is widely used as the core of digital image and video compression. In this paper, we present a novel DCT architecture that allows aggressive v...
161
click to vote
DATE
2007
IEEE
16 years 24 days ago
2007
IEEE
Partitioning a memory into multiple blocks that can be independently accessed is a widely used technique to reduce its dynamic power. For embedded systems, its benefits can be ev...