Sciweavers

5762 search results - page 1041 / 1153
» R-tree: A Hardware Implementation
Sort
View
MICRO
2009
IEEE
99views Hardware» more  MICRO 2009»
16 years 1 months ago
Low-cost router microarchitecture for on-chip networks
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
John Kim
MICRO
2009
IEEE
191views Hardware» more  MICRO 2009»
16 years 1 months ago
Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches
Cache blocks often exhibit a small number of uses during their life time in the last-level cache. Past research has exploited this property in two different ways. First, replacem...
Mainak Chaudhuri
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
16 years 1 months ago
Finding concurrency bugs with context-aware communication graphs
Incorrect thread synchronization often leads to concurrency bugs that manifest nondeterministically and are difficult to detect and fix. Past work on detecting concurrency bugs ...
Brandon Lucia, Luis Ceze
MICRO
2009
IEEE
129views Hardware» more  MICRO 2009»
16 years 1 months ago
In-network coherence filtering: snoopy coherence without broadcasts
With transistor miniaturization leading to an abundance of on-chip resources and uniprocessor designs providing diminishing returns, the industry has moved beyond single-core micr...
Niket Agarwal, Li-Shiuan Peh, Niraj K. Jha
MICRO
2009
IEEE
326views Hardware» more  MICRO 2009»
16 years 1 months ago
DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage
Data structures define how values being computed are stored and accessed within programs. By recognizing what data structures are being used in an application, tools can make app...
Changhee Jung, Nathan Clark
« Prev « First page 1041 / 1153 Last » Next »