Sciweavers

5762 search results - page 1014 / 1153
» R-tree: A Hardware Implementation
Sort
View
DAC
2006
ACM
15 years 10 months ago
Steiner network construction for timing critical nets
Conventionally, signal net routing is almost always implemented as Steiner trees. However, non-tree topology is often superior on timing performance as well as tolerance to open f...
Shiyan Hu, Qiuyang Li, Jiang Hu, Peng Li
EUC
2006
Springer
15 years 10 months ago
Saving Register-File Leakage Power by Monitoring Instruction Sequence in ROB
- Modern portable or embedded systems support more and more complex applications. These applications make embedded devices require not only low powerconsumption, but also high comp...
Wann-Yun Shieh, Hsin-Dar Chen
FPGA
2006
ACM
178views FPGA» more  FPGA 2006»
15 years 10 months ago
Application-specific customization of soft processor microarchitecture
A key advantage of soft processors (processors built on an FPGA programmable fabric) over hard processors is that they can be customized to suit an application program's spec...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...
ACSAC
2001
IEEE
15 years 10 months ago
Securing Web Servers against Insider Attack
Too often, "security of Web transactions" reduces to "encryption of the channel"--and neglects to address what happens at the server on the other end. This ove...
Shan Jiang, Sean W. Smith, Kazuhiro Minami
CLUSTER
2001
IEEE
15 years 10 months ago
SOVIA: A User-level Sockets Layer Over Virtual Interface Architecture
The Virtual Interface Architecture (VIA) is an industry standard user-level communication architecture for system area networks. The VIA provides a protected, directlyaccessible i...
Jin-Soo Kim, Kangho Kim, Sung-In Jung
« Prev « First page 1014 / 1153 Last » Next »