Sciweavers

4480 search results - page 811 / 896
» Prototyping Completion with Constraints Using Computational ...
Sort
View
ISCA
2010
IEEE
199views Hardware» more  ISCA 2010»
15 years 11 months ago
A case for FAME: FPGA architecture model execution
Given the multicore microprocessor revolution, we argue that the architecture research community needs a dramatic increase in simulation capacity. We believe FPGA Architecture Mod...
Zhangxi Tan, Andrew Waterman, Henry Cook, Sarah Bi...
VRML
1999
ACM
15 years 10 months ago
Staging the Space of Mixed Reality - Reconsidering the Concept of a Multi User Environment
This paper presents our work and research findings on developing the concept of a multi-user shared environment for culture, performance, art and entertainment. It introduces arti...
Wolfgang Strauss, Monika Fleischmann, Mette Thomse...
EUROSYS
2007
ACM
15 years 8 months ago
Enabling scalability and performance in a large scale CMP environment
Hardware trends suggest that large-scale CMP architectures, with tens to hundreds of processing cores on a single piece of silicon, are iminent within the next decade. While exist...
Bratin Saha, Ali-Reza Adl-Tabatabai, Anwar M. Ghul...
AAAI
1998
15 years 7 months ago
Conversation Machines for Transaction Processing
We have built a set of integrated AI systems (called conversation machines) to enable transaction processing over the telephone for limited domains like stock trading and banking....
Wlodek Zadrozny, Catherine G. Wolf, Nanda Kambhatl...
DYNAMO
2000
87views more  DYNAMO 2000»
15 years 7 months ago
Derive: a tool that automatically reverse-engineers instruction encodings
Many binary tools, such as disassemblers, dynamiccode generation systems, and executable code rewriters, need to understand how machine instructions are encoded. Unfortunately, sp...
Dawson R. Engler, Wilson C. Hsieh