Sciweavers

4480 search results - page 772 / 896
» Prototyping Completion with Constraints Using Computational ...
Sort
View
IPPS
2003
IEEE
15 years 11 months ago
Targeting Tiled Architectures in Design Exploration
Tiled architectures can provide a model for early estimation of global interconnect costs. A design exploration tool for reconfigurable architectures is currently under developmen...
Lilian Bossuet, Wayne Burleson, Guy Gogniat, Vikas...
ISORC
1998
IEEE
15 years 10 months ago
The Time-Triggered Architecture
The Time-Triggered Architecture (TTA) provides a computing infrastructure for the design and implementation of dependable distributed embedded systems. A large real-time applicatio...
Hermann Kopetz
CRV
2006
IEEE
148views Robotics» more  CRV 2006»
15 years 10 months ago
Robust SSD tracking with incremental 3D structure estimation
While the geometric aspects of structure and motion estimation from uncalibrated images are well understood, and it has great promise in applications, it has not seen widespread u...
Adam Rachmielowski, Dana Cobzas, Martin Jäger...
CISIS
2007
IEEE
15 years 6 months ago
Gridifying IBM's Generic Log Adapter to Speed-Up the Processing of Log Data
Problem determination in today's computing environments consumes between 30 and 70% of an organization’s IT resources and represents from one third to one half of their tot...
Claudi Paniagua, Fatos Xhafa, Thanasis Daradoumis
IWCMC
2010
ACM
15 years 4 months ago
Dynamic load balancing and throughput optimization in 3GPP LTE networks
Load imbalance that deteriorates the system performance is a severe problem existing in 3GPP LTE networks. To deal with this problem, we propose in this paper a load balancing fra...
Hao Wang, Lianghui Ding, Ping Wu, Zhiwen Pan, Nan ...