Sciweavers

2234 search results - page 295 / 447
» Protocol Implementation Using Integrated Layer Processing
Sort
View
GLVLSI
1999
IEEE
105views VLSI» more  GLVLSI 1999»
15 years 10 months ago
Area-Efficient Area Pad Design for High Pin-Count Chips
This paper presents an area pad layout method to e ciently reduce the space required for interconnection pads and pad drivers. Unlike peripheral pads, area pads use only the top m...
Louis Luh, John Choma Jr., Jeffrey T. Draper
ICST
2009
IEEE
15 years 4 months ago
A Flexible Framework for Quality Assurance of Software Artefacts with Applications to Java, UML, and TTCN-3 Test Specifications
Manual reviews and inspections of software artefacts are time consuming and thus, automated analysis tools have been developed to support the quality assurance of software artefac...
Jens Nodler, Helmut Neukirchen, Jens Grabowski
IADIS
2004
15 years 7 months ago
Towards interoperability of wireless services - a description model of service interfaces
Web services are evolving quickly in terms of standardization. Technology and wireless networks exact requirements upon web services used via wireless connections, such as mobile ...
Anne Immonen, Jarkko Holappa, Päivi Kallio, J...
ICASSP
2008
IEEE
16 years 26 days ago
A two-layered trellis approach to audio encoding
The fact that audio compression for streaming or storage is usually performed offline alleviates traditional constraints on encoding delay. We propose a rate-distortion optimized...
Vinay Melkote, Kenneth Rose
IPPS
2010
IEEE
15 years 3 months ago
Efficient hardware support for the Partitioned Global Address Space
We present a novel architecture of a communication engine for non-coherent distributed shared memory systems. The shared memory is composed by a set of nodes exporting their memory...
Holger Fröning, Heiner Litz