Sciweavers

133 search results - page 4 / 27
» Programmable Imaging Using a Digital Micromirror Array
Sort
View
274
Voted
ACMSE
2011
ACM
14 years 5 months ago
Integrating digital logic design and assembly programming using FPGAs in the classroom
Rising Field Programmable Gate Array (FPGA) market volumes combined with increasing industrial popularity have driven prices down and improved capability to the point that FPGA ha...
William M. Jones, D. Brian Larkins
177
Voted
ESANN
2006
15 years 7 months ago
Parallel hardware implementation of a broad class of spiking neurons using serial arithmetic
Abstract. Current digital, directly mapped implementations of spiking neural networks use serial processing and parallel arithmetic. On a standard CPU, this might be the good choic...
Benjamin Schrauwen, Jan M. Van Campenhout
180
Voted
GECCO
2004
Springer
182views Optimization» more  GECCO 2004»
15 years 11 months ago
On the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA
This article summarizes two experiments utilizing building blocks to find analog electronic circuits on a CMOS Field Programmable Transistor Array (FPTA). The FPTA features 256 pr...
Jörg Langeheine, Martin Trefzer, Daniel Br&uu...
153
Voted
DAC
1999
ACM
16 years 6 months ago
Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks
A number of researchers have proposed using digital marks to provide ownership identification for intellectual property. Many of these techniques share three specific weaknesses: ...
John Lach, William H. Mangione-Smith, Miodrag Potk...
164
Voted
EH
2003
IEEE
138views Hardware» more  EH 2003»
15 years 11 months ago
Implementing Evolution of FIR-Filters Efficiently in an FPGA
Reconfigurable hardware devices make it possible to change the topology of electronic circuits at runtime. Using reconfigurable devices as a platform for Evolvable hardware (EHW) ...
Knut Arne Vinger, Jim Torresen