Sciweavers

2700 search results - page 258 / 540
» Processor Architectures for Ontogenesis
Sort
View
USITS
2001
15 years 7 months ago
CSP: A Novel System Architecture for Scalable Internet and Communication Services
The boundary between the network edge and the front-end servers of the data center is blurring. Appliance vendors are flooding the market with new capabilities, while switch/route...
Hemal V. Shah, Dave B. Minturn, Annie Foong, Gary ...
EUROPAR
2010
Springer
15 years 7 months ago
Efficient Address Mapping of Shared Cache for On-Chip Many-Core Architecture
Abstract. Performance of the on-chip cache is critical for processor. The multithread program model usually employed by on-chip many-core architectures may have effects on cache ac...
Fenglong Song, Dongrui Fan, Zhiyong Liu, Junchao Z...
FTDB
2007
95views more  FTDB 2007»
15 years 6 months ago
Architecture of a Database System
Database Management Systems (DBMSs) are a ubiquitous and critical component of modern computing, and the result of decades of research and development in both academia and industr...
Joseph M. Hellerstein, Michael Stonebraker, James ...
DAC
2000
ACM
16 years 7 months ago
Hardware-software co-design of embedded reconfigurable architectures
In this paper we describe a new hardware/software partitioning approach for embedded reconfigurable architectures consisting of a general-purpose processor (CPU), a dynamically re...
Yanbing Li, Tim Callahan, Ervan Darnell, Randolph ...
VLSID
2007
IEEE
104views VLSI» more  VLSID 2007»
16 years 6 months ago
Customization of Register File Banking Architecture for Low Power
Register file banking is an effective alternative to monolithic register files in embedded processor based systems. In this work, we propose techniques for performing application s...
Rakesh Nalluri, Rohan Garg, Preeti Ranjan Panda