2700 search results - page 254 / 540 » Processor Architectures for Ontogenesis |
170
click to vote
DATE
2003
IEEE
15 years 11 months ago
2003
IEEE
In this paper we propose a design technique to pipeline cache memories for high bandwidth applications. With the scaling of technology cache access latencies are multiple clock cy...
194
click to vote
IPPS
2003
IEEE
15 years 11 months ago
2003
IEEE
ShareStreams (Scalable Hardware Architectures for Stream Schedulers) is a canonical architecture for realizing a range of scheduling disciplines. This paper discusses the design c...
173
click to vote
MICRO
2002
IEEE
15 years 11 months ago
2002
IEEE
Recently, graphics hardware architectures have begun to emphasize versatility, offering rich new ways to programmatically reconfigure the graphics pipeline. In this paper, we exp...
179
click to vote
ARCS
2006
Springer
15 years 10 months ago
2006
Springer
Early energy estimation is increasingly important in MultiProcessor System-On-Chip (MPSoC) design. Applying traditional approaches, which consist in delaying the estimation until t...
206
click to vote
CF
2008
ACM
15 years 8 months ago
2008
ACM
Recent advent of the asymmetric multi-core processors such as Cell Broadband Engine (Cell/BE) has popularized the use of heterogeneous architectures. A growing body of research is...