2700 search results - page 222 / 540 » Processor Architectures for Ontogenesis |
145
click to vote
ISCAS
2005
IEEE
16 years 5 days ago
2005
IEEE
—Real-time spatio-temporal VLSI 3D IIR digital filters may be used for imaging or beamforming applications employing 3D input signals from synchronously-sampled multi-sensor arra...
180
click to vote
SCOPES
2004
Springer
15 years 12 months ago
2004
Springer
Echo Instructions have recently been introduced to allow embedded processors to provide runtime decompression of LZ77-compressed programs at a minimal hardware cost compared to oth...
170
click to vote
IPPS
1996
IEEE
15 years 10 months ago
1996
IEEE
Multiple instruction issue processors place high demands on register file bandwidth. One solution to reduce this bottleneck is the use of multiple register files. Register allocat...
248
click to vote
CONPAR
1994
15 years 10 months ago
1994
The Rewrite Rule Machine (RRM) is a massively parallel MIMD/SIMD computer designed with the explicit purpose of supporting veryhigh-level parallel programming with rewrite rules. T...
190
click to vote
CDES
2008
15 years 8 months ago
2008
Although directory-based cache coherence protocols are the best choice when designing chip multiprocessor architectures (CMPs) with tens of processor cores on chip, the memory ove...