2700 search results - page 218 / 540 » Processor Architectures for Ontogenesis |
187
click to vote
EUROPAR
2007
Springer
16 years 22 days ago
2007
Springer
We show empirically that some of the issues that affected the design of linear algebra libraries for distributed memory architectures will also likely affect such libraries for s...
185
click to vote
ISCAS
2003
IEEE
15 years 12 months ago
2003
IEEE
A new vision chip, SCAMP-2, has been developed in a 0.35µm CMOS technology. In this paper, the design of the chip is presented, with particular emphasis on its readout architectu...
155
click to vote
ISCAS
2003
IEEE
15 years 12 months ago
2003
IEEE
In this paper, we propose a fast pipeline VLSI architecture for 1D lifting-based discrete wavelet transform (DWT). This design method merges the filtering steps called the predict...
175
click to vote
ETS
2010
IEEE
15 years 7 months ago
2010
IEEE
Post-silicon validation and debug, or ensuring that software executes correctly on the silicon of a multi-processor system-on-chip (MPSOC) is complicated, as it involves checking g...
155
click to vote
ICCD
2002
IEEE
16 years 3 months ago
2002
IEEE
Our goal is to identify the key architectural and design issues related to Sensor Networks (SNs), evaluate the proposed solutions, and to outline the most challenging research dir...