2700 search results - page 191 / 540 » Processor Architectures for Ontogenesis |
163
click to vote
IPPS
2006
IEEE
16 years 16 days ago
2006
IEEE
Digital Down Conversion (DDC) is an algorithm, used to lower the amount of samples per second by selecting a limited frequency band out of a stream of samples. A possible DDC algo...
168
click to vote
SAMOS
2009
Springer
15 years 11 months ago
2009
Springer
The demands for high quality, real-time performance and multi-format video support in consumer multimedia products are ever increasing. In particular, the future multimedia systems...
150
click to vote
ICPP
1993
IEEE
15 years 10 months ago
1993
IEEE
:. In designing application-specific bit-level architectures and in programming existing bit-level processor arrays, it is necessary to expand a word-level algorithm into its bit-...
184
click to vote
DSD
2004
IEEE
15 years 10 months ago
2004
IEEE
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
140
click to vote
DATE
2007
IEEE
16 years 26 days ago
2007
IEEE
In this paper we propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified b...