Sciweavers

2700 search results - page 190 / 540
» Processor Architectures for Ontogenesis
Sort
View
SC
2003
ACM
15 years 11 months ago
Early Evaluation of the Cray X1
Oak Ridge National Laboratory installed a 32 processor Cray X1 in March, 2003, and will have a 256 processor system installed by October, 2003. In this paper we describe our initi...
Thomas H. Dunigan, Mark R. Fahey, James B. White I...
TACAS
2001
Springer
160views Algorithms» more  TACAS 2001»
15 years 11 months ago
Hardware/Software Co-Design Using Functional Languages
In previous work we have developed and prototyped a silicon compiler which translates a functional language (SAFL) into hardware. Here we present a SAFL-level program transformati...
Alan Mycroft, Richard Sharp
MJ
2008
117views more  MJ 2008»
15 years 6 months ago
Efficient implementation of 3X for radix-8 encoding
Several commercial processors have selected the radix-8 multiplier architecture to increase their speed, thereby reducing the number of partial products. Radix-8 encoding reduces ...
Gustavo A. Ruiz, Mercedes Granda
VLSID
2002
IEEE
189views VLSI» more  VLSID 2002»
16 years 6 months ago
Automatic Modeling and Validation of Pipeline Specifications Driven by an Architecture Description Language
Verification is one of the most complex and expensive tasks in the current Systems-on-Chip (SOC) design process. Many existing approaches employ a bottom-up approach to pipeline v...
Prabhat Mishra, Hiroyuki Tomiyama, Ashok Halambi, ...
FPL
2006
Springer
127views Hardware» more  FPL 2006»
15 years 10 months ago
On-FPGA Communication Architectures and Design Factors
The recent development of Platform-FPGA or FieldProgrammable System-on-Chip architectures, with immersed coarse-grain processors, embedded memories and IP cores, offers the potent...
Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. C...