Sciweavers

2544 search results - page 314 / 509
» Process pipeline scheduling
Sort
View
DAC
2006
ACM
16 years 16 days ago
Signature-based workload estimation for mobile 3D graphics
Until recently, most 3D graphics applications had been regarded as too computationally intensive for devices other than desktop computers and gaming consoles. This notion is rapid...
Bren Mochocki, Kanishka Lahiri, Srihari Cadambi, X...
ISLPED
2005
ACM
96views Hardware» more  ISLPED 2005»
16 years 3 days ago
Region-level approximate computation reuse for power reduction in multimedia applications
ABSTRACT Motivated by data value locality and quality tolerance present in multimedia applications, we propose a new micro-architecture, Region-level Approximate Computation Buffer...
Xueqi Cheng, Michael S. Hsiao
EGC
2005
Springer
16 years 13 hour ago
Statistical Modeling and Segmentation in Cardiac MRI Using a Grid Computing Approach
Abstract. Grid technology is widely emerging as a solution for wide-spread applicability of computerized analysis and processing procedures in biomedical sciences. In this paper we...
Sebastián Ordas, Hans C. van Assen, Loic Bo...
EGH
2004
Springer
15 years 12 months ago
Realtime ray tracing of dynamic scenes on an FPGA chip
Realtime ray tracing has recently established itself as a possible alternative to the current rasterization approach for interactive 3D graphics. However, the performance of exist...
Jörg Schmittler, Sven Woop, Daniel Wagner, Wo...
ICS
1998
Tsinghua U.
15 years 10 months ago
Load Execution Latency Reduction
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...
Bryan Black, Brian Mueller, Stephanie Postal, Ryan...