Sciweavers

4018 search results - page 767 / 804
» Process algebra for performance evaluation
Sort
View
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
16 years 10 days ago
A Two-Level Load/Store Queue Based on Execution Locality
Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be incr...
Miquel Pericàs, Adrián Cristal, Fran...
NDSS
2008
IEEE
16 years 10 days ago
Automatic Protocol Format Reverse Engineering through Context-Aware Monitored Execution
Protocol reverse engineering has often been a manual process that is considered time-consuming, tedious and error-prone. To address this limitation, a number of solutions have rec...
Zhiqiang Lin, Xuxian Jiang, Dongyan Xu, Xiangyu Zh...
SECON
2008
IEEE
16 years 10 days ago
UDAE: Universal Data Access Engine for Sensor Networks
—We present the design and implementation of UDAE, a Universal Data Access Engine for wireless sensor networks. The UDAE allows developers to access data both locally and over th...
Krisakorn Rerkrai, Janne Riihijärvi, Petri M&...
BROADNETS
2007
IEEE
16 years 9 days ago
DIMPLE: DynamIc Membership ProtocoL for epidemic protocols
—Epidemic protocols assume that information of a random set of nodes is provided at each protocol round. By definition, the random set needs to be chosen uniformly and randomly ...
Jin Sun, Paul J. Weber, Byung Kyu Choi, Roger M. K...
ICDCS
2007
IEEE
16 years 8 days ago
LagOver: Latency Gradated Overlays
We propose a new genre of overlay network for disseminating information from popular but resource constrained sources. We call this communication primitive as Latency Gradated Ove...
Anwitaman Datta, Ion Stoica, Michael J. Franklin