Sciweavers

6819 search results - page 970 / 1364
» Process Reuse Architecture
Sort
View
ISCAS
2006
IEEE
106views Hardware» more  ISCAS 2006»
16 years 25 days ago
A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time
—This paper presents a Frequency-Estimation Algorithm for the ADPLL designs instead of traditional binary frequency-search algorithm. With the proposed ADPLL architecture and syn...
Chia-Tsun Wu, Wei Wang, I-Chyn Wey, An-Yeu Wu
177
Voted
ISORC
2006
IEEE
16 years 25 days ago
An Infrastructure for Adaptive Fault Tolerance on FT-CORBA
The fault tolerance provided by FT-CORBA is basically static, that is, once the fault tolerance properties of a group of replicated processes defined, they cannot be modified in r...
Lau Cheuk Lung, Fábio Favarim, Giuliana Tei...
ISORC
2006
IEEE
16 years 25 days ago
Complexity Management for Composable Real-Time Systems
Embedded real-time systems are becoming increasingly complex due to ever increasing size and functionality so that complexity management is of growing importance, especially in de...
Bernhard Rumpler
RSP
2006
IEEE
102views Control Systems» more  RSP 2006»
16 years 25 days ago
Rapid Resource-Constrained Hardware Performance Estimation
In a hardware-software co-design environment, an application is partitioned into modules. Each module is then mapped either to software or to hardware. The mapping process is driv...
Basant Kumar Dwivedi, Arun Kejariwal, M. Balakrish...
TAICPART
2006
IEEE
134views Education» more  TAICPART 2006»
16 years 25 days ago
Integration Testing of Components Guided by Incremental State Machine Learning
The design of complex systems, e.g., telecom services, is nowadays usually based on the integration of components (COTS), loosely coupled in distributed architectures. When compon...
Keqin Li 0002, Roland Groz, Muzammil Shahbaz