6819 search results - page 965 / 1364 » Process Reuse Architecture |
171
click to vote
ISCA
2007
IEEE
16 years 1 months ago
2007
IEEE
This paper presents core fusion, a reconfigurable chip multiprocessor (CMP) architecture where groups of fundamentally independent cores can dynamically morph into a larger CPU, ...
184
click to vote
ISCAS
2007
IEEE
16 years 1 months ago
2007
IEEE
—CMOS radio receiver architectures, based on radio frequency (RF) sampling followed by discrete-time (D-T) signal processing via switched-capacitor circuits, have recently been p...
164
click to vote
SIPS
2007
IEEE
16 years 1 months ago
2007
IEEE
Linear amplifier with nonlinear components (LINC) is a power amplifier (PA) linearization technique which offers both high PA efficiency and high linearity of wireless transmitter...
145
click to vote
SIPS
2007
IEEE
16 years 1 months ago
2007
IEEE
In this paper, the Time-Division Multiplexing (TDM) architecture for the Hybrid Filter Bank (HFB) A/D Converters (ADCs) is studied in the time domain. Giving a brief survey on the...
174
click to vote
SIPS
2007
IEEE
16 years 1 months ago
2007
IEEE
Low Density Parity Check (LDPC) codes are one of the most promising error correction codes that are being adopted by many wireless standards. This paper presents a case study for ...