Sciweavers

6819 search results - page 414 / 1364
» Process Reuse Architecture
Sort
View
DPHOTO
2009
108views Hardware» more  DPHOTO 2009»
15 years 4 months ago
IDEAL: an image pre-processing architecture for high-end professional DSC applications
We developed and implemented a flexible image pre-processing concept to achieve an image sub-system for top-end professional digital still camera applications that ensures the hig...
Auke van der Heide, Takashi Urano, Frank Polderdij...
ASPDAC
2011
ACM
215views Hardware» more  ASPDAC 2011»
14 years 10 months ago
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
—This paper presents an asynchronous FPGA that combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. Four-phase dual-rail encoding is used for small...
Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama...
HICSS
2003
IEEE
188views Biometrics» more  HICSS 2003»
16 years 5 days ago
A Collaborative Project Management Architecture
The Project Management (PM) paradigm is rapidly shifting due to business globalization and information technology (IT) advances that support distributed and virtual project teams....
Fang Chen, Nicholas C. Romano Jr., Jay F. Nunamake...
ISSA
2004
15 years 8 months ago
A Unified Architecture For Automatic Software Updates
This paper attempts to address the issue of hardening the internal security of an organisation's network by easing its patch management. Traditionally security has been model...
Dominic White
JPDC
2007
167views more  JPDC 2007»
15 years 6 months ago
On the design of high-performance algorithms for aligning multiple protein sequences on mesh-based multiprocessor architectures
In this paper, we address the problem of multiple sequence alignment (MSA) for handling very large number of proteins sequences on mesh-based multiprocessor architectures. As the ...
Diana H. P. Low, Bharadwaj Veeravalli, David A. Ba...