Sciweavers

6819 search results - page 384 / 1364
» Process Reuse Architecture
Sort
View
CODES
2005
IEEE
15 years 8 months ago
Implementation of dynamic streaming Applications on heterogeneous multi-Processor architectures
System design based on static task graphs does not match well with modern consumer electronic devices with dynamic stream processing applications. We propose the TTL API for task ...
Tomas Henriksson, Jeffrey Kang, Pieter van der Wol...
CORR
2010
Springer
159views Education» more  CORR 2010»
15 years 6 months ago
A Novel VLSI Architecture of Fixed-complexity Sphere Decoder
Fixed-complexity sphere decoder (FSD) is a recently proposed technique for multiple-input multiple-output (MIMO) detection. It has several outstanding features such as constant thr...
Bin Wu, Guido Masera
TC
2011
15 years 1 months ago
An Architecture for Fault-Tolerant Computation with Stochastic Logic
—Mounting concerns over variability, defects and noise motivate a new approach for digital circuitry: stochastic logic, that is to say, logic that operates on probabilistic signa...
Weikang Qian, Xin Li, Marc D. Riedel, Kia Bazargan...
TJS
2010
145views more  TJS 2010»
15 years 1 months ago
Analyzing and enhancing the parallel sort operation on multithreaded architectures
The Sort operation is a core part of many critical applications. Despite the large efforts to parallelize it, the fact that it suffers from high data-dependencies vastly limits it...
Layali K. Rashid, Wessam Hassanein, Moustafa A. Ha...
DATE
2003
IEEE
91views Hardware» more  DATE 2003»
16 years 4 days ago
Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs
In system-level platform-based embedded systems design, the mapping model is a crucial link between the application model and the architecture model. All three models must match w...
Vladimir D. Zivkovic, Erwin A. de Kock, Pieter van...