Sciweavers

6819 search results - page 382 / 1364
» Process Reuse Architecture
Sort
View
ICIP
1999
IEEE
16 years 8 months ago
An Efficient VLSI Architecture for Separable 2-D Discrete Wavelet Transform
In this paper, we present a VLSI architecture for separable 2-D Discrete Wavelet Transform (DWT). Based on 1-D DWT Recursive Pyramid Algorithm (RPA), a complete 2-D DWT output sch...
Wen-Shiaw Peng, Chen-Yi Lee
ICCAD
2007
IEEE
157views Hardware» more  ICCAD 2007»
16 years 3 months ago
Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture
—In this paper, we introduce a novel reconfigurable architecture, named 3D nFPGA, which utilizes 3D integration techniques and new nanoscale materials synergistically. The propos...
Chen Dong, Deming Chen, Sansiri Tanachutiwat, Wei ...
HIPEAC
2009
Springer
16 years 1 months ago
Predictive Runtime Code Scheduling for Heterogeneous Architectures
Heterogeneous architectures are currently widespread. With the advent of easy-to-program general purpose GPUs, virtually every recent desktop computer is a heterogeneous system. Co...
Víctor J. Jiménez, Lluís Vila...
ICIW
2009
IEEE
16 years 1 months ago
An Architecture for Reliable Mobile Workflow in a Grid Environment
— Mobile peer to peer (P2P) computing is becoming a major revolution in computing owing to advances in computing power, network connectivity and storage capacity of mobile device...
Bill Karakostas, George Fakas
COMSWARE
2007
IEEE
16 years 1 months ago
An Architecture and a Programming Interface for Application-Aware Data Dissemination Using Overlay Networks
- Many real-time distributed collaborative applications are emerging that require exchange of critical sensor data among geographically distant end users under resource-constrained...
Tarun Banka, Panho Lee, Anura P. Jayasumana, Jim K...