Sciweavers

6819 search results - page 380 / 1364
» Process Reuse Architecture
Sort
View
SDL
2003
147views Hardware» more  SDL 2003»
15 years 8 months ago
Modelling and Evaluation of a Network on Chip Architecture Using SDL
Network on Chip (NoC) is a new paradigm for designing large and complex systems on chips (SoCs). In this paradigm, a packet switched network is provided for on-chip communication. ...
Rickard Holsmark, Magnus Högberg, Shashi Kuma...
FPGA
2011
ACM
330views FPGA» more  FPGA 2011»
14 years 10 months ago
CoRAM: an in-fabric memory architecture for FPGA-based computing
FPGAs have been used in many applications to achieve orders-of-magnitude improvement in absolute performance and energy efficiency relative to conventional microprocessors. Despit...
Eric S. Chung, James C. Hoe, Ken Mai
IPPS
2005
IEEE
16 years 12 days ago
Generic Design Space Exploration for Reconfigurable Architectures
We propose in this paper an original design space exploration method for reconfigurable architectures adapted to fine and coarse grain resources. The exploration flow deals with c...
Lilian Bossuet, Guy Gogniat, Jean Luc Philippe
169
Voted
WCRE
2002
IEEE
15 years 11 months ago
Generation of Architectural Documentation Using XML
Documentation generation is the process of creating the ocumentation at different levels of abstraction from the source code for a legacy system. The main goal is to help the stak...
Claudio Riva, Yaojin Yang
ACSAC
1999
IEEE
15 years 11 months ago
An Asynchronous Distributed Access Control Architecture for IP over ATM Networks
In this article, we describe a new architecture providing the access control service in both ATM and IPover-ATM networks. This architecture is based on agents distributed in netwo...
Olivier Paul, Maryline Laurent, Sylvain Gombault