Sciweavers

6819 search results - page 307 / 1364
» Process Reuse Architecture
Sort
View
DAC
2010
ACM
15 years 7 months ago
Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis
Leveraging the power of nowadays graphics processing units for robust power grid simulation remains a challenging task. Existing preconditioned iterative methods that require inco...
Zhuo Feng, Zhiyu Zeng
ICCCN
2008
IEEE
16 years 1 months ago
Impact of Network Sharing in Multi-Core Architectures
As commodity components continue to dominate the realm of high-end computing, two hardware trends have emerged as major contributors—high-speed networking technologies and multi...
G. Narayanaswamy, Pavan Balaji, Wu-chun Feng
155
Voted
MM
2005
ACM
103views Multimedia» more  MM 2005»
16 years 8 days ago
IrisNet: an internet-scale architecture for multimedia sensors
Most current sensor network research explores the use of extremely simple sensors on small devices called motes and focuses on overcoming the resource constraints of these devices...
Jason Campbell, Phillip B. Gibbons, Suman Nath, Pa...
ISCAPDCS
2007
15 years 8 months ago
Architectural requirements of parallel computational biology applications with explicit instruction level parallelism
—The tremendous growth in the information culture, efficient digital searches are needed to extract and identify information from huge data. The notion that evolution in silicon ...
Naeem Zafar Azeemi
180
Voted
BMCBI
2006
104views more  BMCBI 2006»
15 years 6 months ago
MANET: tracing evolution of protein architecture in metabolic networks
Background: Cellular metabolism can be characterized by networks of enzymatic reactions and transport processes capable of supporting cellular life. Our aim is to find evolutionar...
Hee Shin Kim, Jay E. Mittenthal, Gustavo Caetano-A...