Sciweavers

6819 search results - page 306 / 1364
» Process Reuse Architecture
Sort
View
GI
2007
Springer
16 years 26 days ago
Achieving Semantic Interoperability By Using Complex Event Processing Technology
: State-of-the-art interoperability between heterogeneous systems on a technical level builds on services oriented architectures (SOA) for a given problem space. Semantics can be i...
Margarete Donovang-Kuhlisch
DAC
1996
ACM
15 years 11 months ago
Optimal Clock Skew Scheduling Tolerant to Process Variations
1- A methodology is presented in this paper for determining an optimal set of clock path delays for designing high performance VLSI/ULSI-based clock distribution networks. This met...
José Luis Neves, Eby G. Friedman
OSDI
2000
ACM
15 years 8 months ago
Processes in KaffeOS: Isolation, Resource Management, and Sharing in Java
Single-language runtime systems, in the form of Java virtual machines, are widely deployed platforms for executing untrusted mobile code. These runtimes provide some of the featur...
Godmar Back, Wilson C. Hsieh, Jay Lepreau
CODES
2003
IEEE
16 years 13 hour ago
A multiobjective optimization model for exploring multiprocessor mappings of process networks
In the Sesame framework, we develop a modeling and simulation environment for the efficient design space exploration of heterogeneous embedded systems. Since Sesame recognizes se...
Cagkan Erbas, Selin C. Erbas, Andy D. Pimentel
DAC
2004
ACM
15 years 10 months ago
A methodology to improve timing yield in the presence of process variations
The ability to control the variations in IC fabrication process is rapidly diminishing as feature sizes continue towards the sub-100 nm regime. As a result, there is an increasing...
Sreeja Raj, Sarma B. K. Vrudhula, Janet Meiling Wa...