6819 search results - page 305 / 1364 » Process Reuse Architecture |
201
click to vote
CSE
2009
IEEE
16 years 1 months ago
2009
IEEE
—In this paper we present a design methodology for the identification and development of a suitable hardware platform (including dedicated hardware accelerators) for the data pl...
205
click to vote
ICPP
2006
IEEE
16 years 23 days ago
2006
IEEE
— This paper focuses on the transfer of large data in SMP systems. Achieving good performance for intranode communication is critical for developing an efficient communication s...
170
click to vote
IJPP
2006
15 years 6 months ago
2006
Abstract. In order to address the problems faced in the wireless communications domain, picoChip has devised the picoArrayTM . The picoArrayTM is a tiled-processor architecture, co...
191
Voted
CASES
2006
ACM
16 years 21 days ago
2006
ACM
Rising interest in the applications of wireless sensor networks has spurred research in the development of computing systems for lowthroughput, energy-constrained applications. Un...
299
click to vote
ICDE
2009
IEEE
16 years 8 months ago
2009
IEEE
In recent years, the sketch-based technique has been presented as an effective method for counting stream items on processors with limited storage and processing capabilities, such...