Sciweavers

6819 search results - page 297 / 1364
» Process Reuse Architecture
Sort
View
DATE
2008
IEEE
77views Hardware» more  DATE 2008»
16 years 1 months ago
Re-Examining the Use of Network-on-Chip as Test Access Mechanism
Existing work on testing NoC-based systems advocates to reuse the on-chip network itself as test access mechanism (TAM) to transport test data to/from embedded cores. While this m...
Feng Yuan, Lin Huang, Qiang Xu
NOMS
2008
IEEE
139views Communications» more  NOMS 2008»
16 years 1 months ago
Harmonizing service and network provisioning for federative access in a mobile environment
—In this paper we propose an integrated platform to power the symbiosis between networks and services whilst supporting mobility of users. This platform is based on methods for a...
David J. Lutz, Patrick Mandic, Sascha Neinert, Rut...
167
Voted
ICC
2007
IEEE
155views Communications» more  ICC 2007»
16 years 1 months ago
Design of a Medium Access Control Protocol for Dynamic Spectrum Access Networks
Abstract - In this paper we present a design of a medium access control protocol that allows the utilization of unused licensed spectrum of deployed wireless cellular systems (Prim...
Amitabh Mishra, Dharma P. Agrawal
IPPS
2007
IEEE
16 years 1 months ago
A Framework for Modeling Operating System Mechanisms in the Simulation of Network Protocols for Real-Time Distributed Systems
In this paper we present a software tool for the simulation of distributed real-time embedded systems. Our tool is based on the popular NS-2 package for simulating the networking ...
Paolo Pagano, Prashant Batra, Giuseppe Lipari
ITNG
2007
IEEE
16 years 29 days ago
Super Iterator A design pattern for Algorithm and Data structure collections
The Super Iterator pattern, like the standard Iterator pattern, traverses an unknown data structure without exposing that structure. With the standard Iterator pattern, clients mu...
Andre Oboler, Charles Twardy, David W. Albrecht