Sciweavers

6819 search results - page 270 / 1364
» Process Reuse Architecture
Sort
View
ICASSP
2011
IEEE
14 years 10 months ago
Error exponents for decentralized detection in feedback architectures
We consider the decentralized Bayesian binary hypothesis testing problem in feedback architectures, in which the fusion center broadcasts information based on the messages of some...
Wee-Peng Tay, John N. Tsitsiklis
AINA
2009
IEEE
16 years 1 months ago
Business Compliance Governance in Service-Oriented Architectures
Abstract — Governing business compliance with regulations, laws, best practices, contracts, and the like is not an easy task, and so far there are only limited software products ...
Florian Daniel, Fabio Casati, Vincenzo D'Andrea, E...
GECCO
2004
Springer
16 years 1 days ago
Using Interconnection Style Rules to Infer Software Architecture Relations
Software design techniques emphasize the use of abstractions to help developers deal with the complexity of constructing large and complex systems. These abstractions can also be u...
Brian S. Mitchell, Spiros Mancoridis, Martin Trave...
ISCA
2000
IEEE
63views Hardware» more  ISCA 2000»
15 years 11 months ago
An embedded DRAM architecture for large-scale spatial-lattice computations
Spatial-lattice computations with finite-range interactions are an important class of easily parallelized computations. This class includes many simple and direct algorithms for ...
Norman Margolus
ICPADS
1994
IEEE
15 years 10 months ago
Efficient Fault Tolerance: An Approach to Deal with Transient Faults in Multiprocessor Architectures
Dynamic error processing approaches are an important mechanism to increase the reliability in a multiprocessor system, while making efficient use of the available resources. To th...
Andrea Bondavalli, Silvano Chiaradonna, Felicita D...