Sciweavers

6819 search results - page 252 / 1364
» Process Reuse Architecture
Sort
View
ICIP
2006
IEEE
16 years 8 months ago
FPGA Architecture for Real-Time Video Noise Estimation
This paper proposes a hardware architecture of a video noise estimation algorithm capable of real-time processing. The objectives consist of adapting a computationally demanding n...
Francois-Xavier Lapalme, Aishy Amer, Chunyan Wang
ISPAN
2005
IEEE
16 years 6 days ago
Process Scheduling for the Parallel Desktop
Commodity hardware and software are growing increasingly more complex, with advances such as chip heterogeneity and specialization, deeper memory hierarchies, ne-grained power ma...
Eitan Frachtenberg
EACL
2009
ACL Anthology
16 years 7 months ago
The Software Architecture for the First Challenge on Generating Instructions in Virtual Environments
The GIVE Challenge is a new Internetbased evaluation effort for natural language generation systems. In this paper, we motivate and describe the software infrastructure that we de...
Alexander Koller, Donna Byron, Justine Cassell, Ro...
ICIP
2009
IEEE
15 years 4 months ago
Light Speed Labeling for RISC architectures
This article introduces a fast algorithm for Connected Component Labeling of binary images called Light Speed Labeling. It is segment-based and a line-relative labeling that was e...
Lionel Lacassagne, Bertrand Zavidovique
SIGSOFT
2005
ACM
16 years 7 months ago
Dynamically discovering architectures with DiscoTect
One of the challenges for software architects is ensuring that an implemented system faithfully represents its architecture. We describe and demonstrate a tool, called DiscoTect, ...
Bradley R. Schmerl, David Garlan, Hong Yan