Sciweavers

6819 search results - page 250 / 1364
» Process Reuse Architecture
Sort
View
DATE
2000
IEEE
136views Hardware» more  DATE 2000»
15 years 11 months ago
Smart Antenna Receiver Based on a Single Chip Solution for GSM/DCS Baseband Processing
This paper presents a single chip implementation of a space-time algorithm for co-channel interference (CCI) and intersymbol interference (ISI) reduction in GSM/DCS systems. The t...
U. Girola, A. Picciriello, D. Vincenzoni
FLAIRS
2004
15 years 8 months ago
A Computational Psycholinguistic Model of Natural Language Processing
Double R Model (Referential and Relational model) is a computational psycholinguistic model of NLP founded on the principles of Cognitive Linguistics and implemented using the ACT...
Jerry T. Ball
ICASSP
2011
IEEE
14 years 10 months ago
Latency-constrained low-complexity lattice reduction for MIMO-OFDM systems
Recent studies have investigated lattice-reduction (LR) preprocessing technique for multiple-inputmultiple-output (MIMO) detection. However, if LR is applied to the orthogonalfreq...
Chun-Fu Liao, Fang-Chun Lan, Yuan-Hao Huang, Po-Li...
AAAIDEA
2005
IEEE
16 years 8 days ago
Design and Evaluation of Diffserv Functionalities in the MPLS Edge Router Architecture
—Differentiated Service (DiffServ) in combination with Multi-Protocol Label Switching (MPLS) is a promising technology in converting the best-effort Internet into a QoS-capable n...
Wei-Chu Lai, Kuo-Ching Wu, Ting-Chao Hou
ACSAC
2004
IEEE
15 years 10 months ago
Tracing the Root of "Rootable" Processes
In most existing systems, the authorization check for system resource access is based on the user ID of the running processes. Such systems are vulnerable to password stealing/cra...
Amit Purohit, Vishnu Navda, Tzi-cker Chiueh