Sciweavers

6819 search results - page 119 / 1364
» Process Reuse Architecture
Sort
View
DATE
2008
IEEE
110views Hardware» more  DATE 2008»
16 years 24 days ago
Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA
Philippe Bonnot, Fabrice Lemonnier, Gilbert Edelin...
ISPW
2008
IEEE
16 years 22 days ago
Scaling Up Software Architecture Evaluation Processes
Liming Zhu, Mark Staples, D. Ross Jeffery
RECONFIG
2008
IEEE
104views VLSI» more  RECONFIG 2008»
16 years 22 days ago
A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual Feature Descriptors
Lars Baunegaard With Jensen, Anders Kjaer-Nielsen,...