Sciweavers

6819 search results - page 1168 / 1364
» Process Reuse Architecture
Sort
View
ICCCN
2007
IEEE
16 years 22 days ago
Delay Analysis of Combined Input-Crosspoint Queueing Switches
Abstract— The switch architecture with the combined inputcrosspoint queueing (CICQ) scheme has been recognized as a practical promising solution for building cost-effective highp...
Ge Nong, Ning Situ, Mounir Hamdi
IPPS
2007
IEEE
16 years 22 days ago
Peak-Performance DFA-based String Matching on the Cell Processor
The security of your data and of your network is in the hands of intrusion detection systems, virus scanners and spam filters, which are all critically based on string matching. ...
Daniele Paolo Scarpazza, Oreste Villa, Fabrizio Pe...
IPPS
2007
IEEE
16 years 22 days ago
The Adaptive Code Kitchen: Flexible Tools for Dynamic Application Composition
Driven by the increasing componentization of scientific codes, the deployment of high-end system infrastructures such as the Grid, and the desire to support high level problem so...
Pilsung Kang 0002, Mike Heffner, Joy Mukherjee, Na...
IPPS
2007
IEEE
16 years 22 days ago
Challenges in Mapping Graph Exploration Algorithms on Advanced Multi-core Processors
Multi-core processors are a shift of paradigm in computer architecture that promises a dramatic increase in performance. But multi-core processors also bring an unprecedented leve...
Oreste Villa, Daniele Paolo Scarpazza, Fabrizio Pe...
ISPASS
2007
IEEE
16 years 21 days ago
Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads
Address re-mapping techniques in so-called active memory systems have been shown to dramatically increase the performance of applications with poor cache and/or communication beha...
Dhiraj D. Kalamkar, Mainak Chaudhuri, Mark Heinric...
« Prev « First page 1168 / 1364 Last » Next »