Sciweavers

6819 search results - page 1161 / 1364
» Process Reuse Architecture
Sort
View
APSCC
2008
IEEE
16 years 28 days ago
Minimized Domain Knowledge for SOA-Based Interoperability
The variety and heterogeneity of legacy systems at the application level have contributed to the complexity of interoperability provision among different application domains. In t...
Azin Dehmoobad, Kamran Sartipi
COMPSAC
2008
IEEE
16 years 28 days ago
Parallel Table Lookup for Next Generation Internet
The rapid growth of Internet population leads to the shortage of IP addresses. The next generation IP protocol, IPv6, which extends the IP address length from 32 bits to 128 bits,...
Li-Che Hung, Yaw-Chung Chen
DATE
2008
IEEE
217views Hardware» more  DATE 2008»
16 years 28 days ago
A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio
The Software-Defined Radio (SDR) concept aims to enabling costeffective multi-mode baseband solutions for wireless terminals. However, the growing complexity of new communication ...
Bruno Bougard, Bjorn De Sutter, Sebastien Rabou, D...
GLOBECOM
2008
IEEE
16 years 28 days ago
Performance Study of the NSIS QoS-NSLP Protocol
—This paper presents an evaluation of the Quality of Service Signalling Layer Protocol (QoS-NSLP) of the NSIS (Next Steps In Signalling) protocol suite. The QoS-NSLP in combinati...
Mayutan Arumaithurai, Xiaoming Fu, Bernd Schloer, ...
ICCD
2008
IEEE
148views Hardware» more  ICCD 2008»
16 years 27 days ago
Adaptive SRAM memory for low power and high yield
— SRAMs typically represent half of the area and more than half of the transistors on a chip today. Variability increases as feature size decreases, and the impact of variability...
Baker Mohammad, Stephen Bijansky, Adnan Aziz, Jaco...
« Prev « First page 1161 / 1364 Last » Next »