6819 search results - page 1148 / 1364 » Process Reuse Architecture |
142
click to vote
VLSID
2002
IEEE
16 years 6 months ago
2002
IEEE
Low standby power dissipation is the primary need for most of the wireless applications for prolonged battery life. Traditionally ASIC solutions currently address either high densi...
152
click to vote
HPCA
2008
IEEE
16 years 6 months ago
2008
IEEE
Simultaneous Multithreading (SMT) attempts to keep a dynamically scheduled processor's resources busy with work from multiple independent threads. Threads with longlatency st...
219
click to vote
HPCA
2006
IEEE
16 years 6 months ago
2006
IEEE
An integrated, hardware / software co-designed CISC processor is proposed and analyzed. The objectives are high performance and reduced complexity. Although the x86 ISA is targete...
175
click to vote
HPCA
2006
IEEE
16 years 6 months ago
2006
IEEE
Chip-multiprocessors are becoming the dominant vehicle for general-purpose processing, and parallel software will be needed to effectively utilize them. This parallel software is ...
177
click to vote
HPCA
2004
IEEE
16 years 6 months ago
2004
IEEE
Modern microprocessors adopt speculative scheduling techniques where instructions are scheduled several clock cycles before they actually execute. Due to this scheduling delay, sc...