Sciweavers

6819 search results - page 1116 / 1364
» Process Reuse Architecture
Sort
View
MIDDLEWARE
2007
Springer
16 years 20 days ago
CAESAR: middleware for complex service-oriented peer-to-peer applications
Recent research advances in Peer-to-Peer (P2P) computing have enabled the P2P paradigm to be used for developing complex applications beyond file sharing and data storage. These ...
Lipo Chan, Shanika Karunasekera, Aaron Harwood, Eg...
IPPS
2006
IEEE
16 years 17 days ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
16 years 16 days ago
Virtually Pipelined Network Memory
We introduce virtually-pipelined memory, an architectural technique that efficiently supports high-bandwidth, uniform latency memory accesses, and high-confidence throughput eve...
Banit Agrawal, Timothy Sherwood
ASPLOS
2006
ACM
16 years 15 days ago
Introspective 3D chips
While the number of transistors on a chip increases exponentially over time, the productivity that can be realized from these systems has not kept pace. To deal with the complexit...
Shashidhar Mysore, Banit Agrawal, Navin Srivastava...
DAC
2006
ACM
16 years 15 days ago
Signature-based workload estimation for mobile 3D graphics
Until recently, most 3D graphics applications had been regarded as too computationally intensive for devices other than desktop computers and gaming consoles. This notion is rapid...
Bren Mochocki, Kanishka Lahiri, Srihari Cadambi, X...
« Prev « First page 1116 / 1364 Last » Next »