Sciweavers

6819 search results - page 1102 / 1364
» Process Reuse Architecture
Sort
View
MICRO
2008
IEEE
139views Hardware» more  MICRO 2008»
16 years 29 days ago
Adaptive data compression for high-performance low-power on-chip networks
With the recent design shift towards increasing the number of processing elements in a chip, high-bandwidth support in on-chip interconnect is essential for low-latency communicat...
Yuho Jin, Ki Hwan Yum, Eun Jung Kim
SEUS
2008
IEEE
16 years 28 days ago
Model Based Synthesis of Embedded Software
Abstract— This paper presents SW synthesis using Embedded System Environment (ESE), a tool set for design of multicore embedded systems. We propose a classification of multicore...
Daniel D. Gajski, Samar Abdi, Ines Viskic
3DIM
2007
IEEE
16 years 27 days ago
Cached k-d tree search for ICP algorithms
The ICP (Iterative Closest Point) algorithm is the de facto standard for geometric alignment of threedimensional models when an initial relative pose estimate is available. The ba...
Andreas Nüchter, Kai Lingemann, Joachim Hertz...
VLSID
2006
IEEE
169views VLSI» more  VLSID 2006»
16 years 17 days ago
A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology
As the IC process technology scales, the oxide thickness and operating voltage continues to decrease. The gate oxide thickness in recent and future IC process technology has appro...
Sanjeev K. Jain, Pankaj Agarwal
STEP
2005
IEEE
16 years 4 days ago
Using Metamodels in Service Interoperability
Interoperability in service oriented environments is heavily inuenced by the view that the cooperating services have on their data. e term service for the abstract contract concl...
Andreas Winter, Jürgen Ebert
« Prev « First page 1102 / 1364 Last » Next »