Sciweavers

6819 search results - page 1095 / 1364
» Process Reuse Architecture
Sort
View
DATE
2010
IEEE
160views Hardware» more  DATE 2010»
15 years 11 months ago
Soft error-aware design optimization of low power and time-constrained embedded systems
— In this paper, we examine the impact of application task mapping on the reliability of MPSoC in the presence of single-event upsets (SEUs). We propose a novel soft erroraware d...
Rishad A. Shafik, Bashir M. Al-Hashimi, Krishnendu...
BIOADIT
2006
Springer
15 years 10 months ago
Robot Control: From Silicon Circuitry to Cells
Life-like adaptive behaviour is so far an illusive goal in robot control. A capability to act successfully in a complex, ambiguous, and harsh environment would vastly increase the ...
Soichiro Tsuda, Klaus-Peter Zauner, Yukio-Pegio Gu...
DEBS
2007
ACM
15 years 8 months ago
Identification of suspicious, unknown event patterns in an event cloud
This paper describes an approach to detect unknown event patterns. In this context, an event is not only something that happens, but also something that can be analysed. This task...
Alexander Widder, Rainer von Ammon, Philippe Schae...
TREC
2001
15 years 8 months ago
SiteQ: Engineering High Performance QA System Using Lexico-Semantic Pattern Matching and Shallow NLP
s In TREC-10, we participated in the web track (only ad-hoc task) and the QA track (only main task). In the QA track, our QA system (SiteQ) has general architecture with three proc...
Gary Geunbae Lee, Jungyun Seo, Seungwoo Lee, Hanmi...
HPDC
2010
IEEE
15 years 6 months ago
A GPU accelerated storage system
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
Abdullah Gharaibeh, Samer Al-Kiswany, Sathish Gopa...
« Prev « First page 1095 / 1364 Last » Next »