Sciweavers

6819 search results - page 1066 / 1364
» Process Reuse Architecture
Sort
View
ARC
2006
Springer
122views Hardware» more  ARC 2006»
15 years 10 months ago
UNITE: Uniform Hardware-Based Network Intrusion deTection Engine
Abstract. Current software implementations of network intrusion detection reach a maximum network connection speed of about 1Gbps (Gigabits per second). This paper analyses the Sno...
Sherif Yusuf, Wayne Luk, M. K. N. Szeto, William G...
CODES
2004
IEEE
15 years 10 months ago
Benchmark-based design strategies for single chip heterogeneous multiprocessors
Single chip heterogeneous multiprocessors are arising to meet the computational demands of portable and handheld devices. These computing systems are not fully custom designs trad...
JoAnn M. Paul, Donald E. Thomas, Alex Bobrek
BIOADIT
2006
Springer
15 years 10 months ago
Attractor Memory with Self-organizing Input
We propose a neural network based autoassociative memory system for unsupervised learning. This system is intended to be an example of how a general information processing architec...
Christopher Johansson, Anders Lansner
CCGRID
2006
IEEE
15 years 10 months ago
Mirroring Resources or Mapping Requests: Implementing WS-RF for Grid Workflows
The Web Services Resource Framework (WS-RF) and the Web Services Notification (WS-N) specifications are a crucial component of Grid infrastructures. They provide a standardized int...
Thomas Heinis, Cesare Pautasso, Gustavo Alonso
CIKM
2006
Springer
15 years 10 months ago
Cache-oblivious nested-loop joins
We propose to adapt the newly emerged cache-oblivious model to relational query processing. Our goal is to automatically achieve an overall performance comparable to that of fine-...
Bingsheng He, Qiong Luo
« Prev « First page 1066 / 1364 Last » Next »