Sciweavers

6819 search results - page 1056 / 1364
» Process Reuse Architecture
Sort
View
DOLAP
2004
ACM
16 years 3 days ago
Experimental evidence on partitioning in parallel data warehouses
Parallelism can be used for major performance improvement in large Data warehouses (DW) with performance and scalability challenges. A simple low-cost shared-nothing architecture ...
Pedro Furtado
UIST
2004
ACM
16 years 2 days ago
Revisiting visual interface programming: creating GUI tools for designers and programmers
Involving graphic designers in the large-scale development of user interfaces requires tools that provide more graphical flexibility and support efficient software processes. Th...
Stéphane Chatty, Stéphane Sire, Jean...
WMPI
2004
ACM
16 years 2 days ago
Selective main memory compression by identifying program phase changes
During a program’s runtime, the stack and data segments of the main memory often contain much redundancy, which makes them good candidates for compression. Compression and decomp...
Doron Nakar, Shlomo Weiss
WOSP
2004
ACM
16 years 2 days ago
Collecting whole-system reference traces of multiprogrammed and multithreaded workloads
The simulated evaluation of memory management policies relies on reference traces—logs of memory operations performed by running processes. No existing approach to reference tra...
Scott F. Kaplan
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
16 years 1 days ago
Highly pipelined asynchronous FPGAs
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...
John Teifel, Rajit Manohar
« Prev « First page 1056 / 1364 Last » Next »